NewTimeMeasurementSystemforPHOBOS

NewTimeMeasurementSystemforPHOBOS	1
Technicalspecificationsoftheproposedsystem	1
HPTDC	2
DatadrivenTDC	2
ProblemwithHPTDCandaworkaround Workaround	
Triggering	3
Construction	4
Costbreakdown	5
Productionschedule	6

Technical specifications of the proposed system

Number of channels: 512

Numberofchannelsperboard 32(inVHRmode),64(inHRmode)

DatatransferratetoDAQ: 6MB/s, (1.5M Hits/sor 3000 Hits/eventfor 500 Hz

DAQ)

Datatransferchannel 100MbpsEthernetorFPDP

VMEaccess A24D32,D32BLTandCBLT,MCST

Clockfrequency: 40MHz

Timebinsize: 25ps(inHRmode),or100ps(inHRmode)

Differentialnon-linearity: +1.3,-0.7bin Integralnon-linearity: +3.5,-5.3bin

Timeresolution: 0.5binRMS(50ps)inHRmode 2.4binRMS(58ps)inVHRmode

0.7binRMS(17ps)tablecorrected

Variationwithtemperature: Max.100pschangewith10Deg.changeofICtemp.

Crosstalk: Max.150ps fromconcurrent31channelstoone

Dynamicrange: 12+8+2=22bits

Doublepulseresolution: Typical5ns.Guaranteed10ns


Max.recommendedHitrate: 8MHzperchannel

Eventbuffersize: 4*256 Read-outbuffersize: 256 Triggerbuffersize: 16

Max.recommendedtriggerlatency: 25 µs

HPTDC

ThesystemisbasedontheHPTDC—generalpurposeHighPerformanceTDC, version 2.1, developedintheMicroelectronicsgroupatCERN. The data driven architecture of the TDC has provent obsext remely flexible and work wellinmany different kinds of experiments. The version 2.1 is the latest version of the TDC and is successfully use din NA48 and planned for CMSMuon (10000 TDCs), ALICETOF (24000 TDCs) experiments at CERN. A trigger matching function based on time tags allows the trigger latency to be programmable over a larged ynamic range and also in sures the capability of supporting overlapping triggers, where individual hits may be assigned to multiple events.



DatadrivenTDC

- Variablelatencyoverfulldynamic range
- Triggered/nontriggeredmode
- Multipleoverlappingtriggers
- Gooddoublepulsingresolution
- Highflexibility

Fig.1.TheHPTDC.Thetimeofthehitarrivalisd Loop(DLL)isusedtoimprovethetimeresolutiont signals,controlledfromapreciselycalibratedR-C ps.ThehitsarestoredintheL1FIFO.Thetrigger hitmatchingisperformedbysearchingthehitsin matchedhitsarestoredintheoutputFIFO.

igitizedusing320MHzcounter.TheDelayLocked o100ps.ByperformingmultiplesamplingoftheDL L delayline,thetimeresolutionisimprovedfurthe stampsareregisteredinthe16deepTriggerFIFO. The theL1bufferwithinthepredefinedwindow.The

ForthepurposeofPHOBOSthetwomodesareconsidered:VHR-veryhighresolution (25psbin)andHR-highresolution(100psbin).InbothmodesthecoreoftheTDCis identical,thehigherresolutioninVHRachievedbycombiningfourchannels,each shiftedby25psusingpreciseinternalRCdelays.TheVHRmodeisthenormalmode for TOFoperation,itmatchestheintrinsicresolutionoftheTOF(70ps).

ThedescriptionoftheHPTDCcanbefoundat http://micdigital.web.cern.ch/micdigital/hptdc.htm.

ProblemwithHPTDCandaworkaround

L1bufferparityerrorgetsdetectedinternallyinchipdependingonuseand logiccorepowersupplyvoltage.

L1 buffer parity error gets set in JTAG status and measurement is ignored intrigger matching (not readout)

 $Problem occursatinc reased Vdd (highly uncommon failure mechanism) \\ Seen for first time in latest version (Earlier version do not have this problem up to 3.0 volt) \\$

Workaround

Inourdesignwewillbeusingreducedpowersupplyvoltage 2.3 V.
The grouphasex perience of running the similar system using the same version TD
KABES readout at NA 48 at CERN. The problems were carefully studied and found a way to run TDC successfully.

Triggering

The HPTD C is designed for LHC therefore it requires the clock periode qual which is different form the RHICR Fperiod of 36 ns.




Fig.2.TriggeringofthePhTimes.AllHPTDCsareru PHOBOSL1triggerissynchronizedwiththeRHICRF resynchronizedwiththe40MHzclockbeforesending

nningfromtheglobal40MHzclock.Butthe 28MHz,thereforethistriggershouldbe toHPTDCs.

AnimportantpointintheuseofthetriggermatchingfunctionoftheHPTDCisthatthe HPTDCtriggermustbegivenasaclocksynchronoussignalwithafixedlatenc y. ThemainPHOBOStrigger(PhL1)issynchronizedwiththebunchcrossingandhasfixe delayrelativetoit. Therefore, the PhL1 should be resynchronized with the global HPTDCclock (40MHz) before sending to the HPTDC. The trigger latency should be set to (L1 setting time)/25+2 clocks.

d

Construction




Fig3.PhTimesVMEcrateconsistof16PhTDCboards PhLoMfordistributingclocksandsynchronizationw ThedatafromthePhTDCsarecollectedbyMVMEand

 $with 32 TDC channels on each, logic module \\ ith DAQ, the general purpose VMECPU-MVME. \\ sent to the DAQ over Fast Ethernet.$

PhTDC: VMEA24D32 slave, capable of CBLT – chained block transfer and MCST multicast commands.

PhLoM: VMEA24232 slave. Accepts from DAQ crossing clock, master crossing clock, PhL1 and the event number. Generate for PhTDCs global clock 40 MHz, trigger and reset.

MVME:generalpurposeCPU,MVME2600withEthernetconnectiontoDAQ

 $The data are transferred to DAQu sing RS485 link from PhLoMorusing Fast Etherne\ 6MB/s.$

At such rate the system can handle up to 3000 event sperse cond with 100% of hit occupancy.

tat

Costbreakdown

Totalsystemcost:		\$3	35,150	
LastupdatedJune1,2003				
Numberofchannels:		500		
TOF.240slats,2channelsperslat		480		
T0		20		
NumberofPhTDCboards		17		
Numberofspareboards/channels		1	12	
TDCchannelsperROC		32		
Resolution[ps]		25		
Combiningfactor		1		
CostofallPhTDCboards (у Рі		ıbtotal \$	24,642
Totalnumberofboards	17	\$1,450		
NumberofHPTDCperboard	4	\$46		
Design	1	\$3,000	. ,	
Components	17		. ,	
PCBSetup	1	\$500	\$500	
PCBperboard	17	\$150	\$2,550	
Assemblysetup	1	\$1,000	\$1,000	
Assemblyperboard	17	\$250	\$4,250	
PhLoM.PHOBOSLogicModule	Qty P	rice S	ubtotal	\$10,100
Totalnumberofboards	4	\$2,525		
Design	1	\$3,000	\$3,000	
Components	4	\$1,000	\$4,000	
PCBSetup	1	\$500	\$500	
PCBperboard	4	\$150	\$600	
Assemblysetup	1	\$1,000	\$1,000	
Assemblyperboard	4	\$250	\$1,000	

Notincluded: living expenses for two persons from Dubna for one month.

Productionschedule

ProductionscheduleofthePhTiMeS															
Week		1	2	3	4	5	6	7	8	9	10	11	12	13	14
Designof25psPhTDC S	B														
DesignofofthePhLoM S	B														
Searchingforcomponents	A S														
Orderingcomponents.	AS														
PCBProduction	AS														
PCBAssembly	AS														
Debugging.SBatBNL S	В														

Moneyflow														
Components			\$17	7,34	2							\$4	80	
PCBSetup					\$4,	150								
Assemblysetup								\$7,	250					
Crate										\$0				
S-Link										\$0				
Notassigned											9	6,6	000	
Total											9	35	,15	0

Manpower.BNLMan-weeks	100% 0%	

The system can be completed for 14 weeks from the approval. As of July 22003 the schematic design of the PhTD Chave finished.